



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/067,410	02/04/2002	Christopher W. Hill	3380.1US (97-842.1)	8302
24247	7590	07/01/2005	EXAMINER	
TRASK BRITT P.O. BOX 2550 SALT LAKE CITY, UT 84110			LEE, HSIEN MING	
			ART UNIT	PAPER NUMBER
			2823	

DATE MAILED: 07/01/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

4

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/067,410	HILL ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Hsien-ming Lee	2823	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 25 April 2005.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-28 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**HSIEN-MING LEE**  
**PRIMARY EXAMINER**

*[Signature]*  
6/29/2005

**Attachment(s)**

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                        | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

## DETAILED ACTION

### *Grounds of Rejections*

#### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1, 8-10, 12-14, 18-20, 23 and 25-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (US 6,020,259, submitted by applicant) in view of Danek et al (US 6,699,530).

In re claims 1, 8, 14, 20, 27 and 28, Chen et al. in Figs. 4-7 and related text, teach the claimed method, comprising:

- causing a chemical reaction (i.e. *TiCl<sub>4</sub> reacts with S*, col. 3, lines 2-19) adjacent to a surface of one exposed, doped area 30 (i.e. source and drain regions) of a semiconductor device structure to *selectively deposit* (col. 3, line 3) titanium silicide or contact material 36 (i.e. *TiSi<sub>2</sub>*) by using a *CVD process* (col. 3, line 4) thereon without reacting material of the one exposed, doped area *because* the formation of the *TiSi<sub>2</sub>* does *not consume* the underlying doped silicon region 30; and
- *subsequently blanket depositing* an interconnect material 38 (i.e. a barrier, *TiN*) by using a *CVD process* (col. 3, lines 20 –22) onto the metal silicide or the contact material 36 *after* with causing the chemical reaction (col. 3, lines 20-23).

Art Unit: 2823

Chen et al. is silent as to the interconnect material (TiN) being deposited *insitu* with causing the chemical reaction. Chen et al., however, do imply a desirability of depositing the interconnect material *insitu* (i.e. in the same chamber) with causing the chemical reaction because Chen et al. teach that the interconnect material 38 is *subsequently* formed after the chemical reaction, wherein the term “subsequently” imply without removing the semiconductor device structure to a different chamber to carry out depositing the interconnect material. In addition, the deposition of both the titanium silicide 36 and the interconnect material 38 are performed using a same technique, i.e. the CVD process (col. 3, lines 2-4 and 20-22).

Danek et al., however, teach *insitu* depositing an interconnect material 102 onto a barrier material 100 for the advantages of reducing the amount of contamination and saving manufacturing time (Fig. 1 and col. 3, lines 23-40).

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time of the invention was made, to *subsequently insitu* depositing the interconnect material, as taught by Danek et al, onto the metal silicide *after* the chemical reaction in Chen et al., since by this manner it would reduce the amount of contamination and saving manufacturing time (col. 3, lines 23-40, Danek et al.).

In re claims 9, 10, 25 and 26, Chen et al. teach that depositing the interconnect material (TiN) comprises *blanket* depositing the interconnect material (col. 3, lines 20-23) and *patterning* the interconnect material by removing the excess interconnect material from outside of the contact hole (Figs.6-7).

Art Unit: 2823

In re claims 12, 13 and 23, Chen et al. further teach depositing an electrically conductive layer 40 over the interconnect material 38 and patterning the electrically conductive layer 40 by removing the excess electrically conductive layer from the outside of the contact hole (Fig.7).

In e claims 18-19, Chen et al. further teach that depositing the interconnect material comprises reacting a metallic precursor (i.e.  $\text{TiCl}_4$  or titanium tetrahalide) with a reactant comprising an activated species (i.e.  $\text{N}_2$ ) (col. 3, lines 20-24).

3. Claims 2-5 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Danek et al as applied to claims 1, 8-10, 12-14, 18-20, 23 and 25-28 above, and further in view of Chang et al. (US 5,043,299).

In re claims 2-4 and 21, Chen et al in view of Danek et al teach the claimed method, as stated above, but fails to teach exposing said at least one exposed, doped area of the semiconductor device structure to a plasma comprising an activated species of at least one of nitrogen, hydrogen, and ammonia; and cleaning the semiconductor device structure.

Chang et al., in an analogous art of selective deposition, teach a pre-deposition preparation by exposing the exposed, doped area of the semiconductor device structure to plasma comprising an activated species of at least one of nitrogen and hydrogen (Fig.1 and text in col. 3, lines 14-26; col. 4, lines 10-15); and cleaning the semiconductor device structure (col.7, lines 1-11) for the purpose of removing contaminants including undesirable oxide and moisture (col.2, lines 15-28; col.6, lines 48-61).

Therefore, one of the ordinary skill in the art, at the time of the invention was made, would have been motivated to expose the exposed, doped area of semiconductor device structure of Chen et al in view of Danek et al. by the plasma comprising either nitrogen or hydrogen and

Art Unit: 2823

cleaning the semiconductor device structure, as taught by Chang et al., since by doing so it would be beneficial to the subsequent selective deposition. (col.2, lines 15-28; col.6, lines 48-61, Chang et al)

In re claim 5, Chen et al in view of Danek et al. and Chang et al. further teach that said cleaning includes employing a cleaning agent comprising chlorine. Particularly, Chang et al. indicate using a halogen-containing gas, which at least would include chlorine and fluorine, for the cleaning purpose. (col.7, lines 5-6).

In re claim 22, Chen et al in view of Danek et al. and Chang et al. do not teach exposing the semiconductor device structure to a nitrogen-ammonia plasma. However, the selection of the cleaning plasma for said exposing step is obvious because it is a matter of determining optimum process condition by routine experimentation with a limited number of species. In re Jones, 162 USPQ 224 (CCPA 1955)(the selection of optimum ranges within prior art general conditions is obvious) and In re Boesch, 205 USPQ 215 (CCPA 1980)(discovery of optimum value of result effective variable in a known process is obvious). For example, the cleaning plasma can be selected for the particular surface to be cleaned, dependent upon the material of the particular surface. (col.3, lines 14-26, Chang et al.) In this case, the applicant is required to demonstrate the criticality, generally by showing that the claimed plasma would achieve unexpected results relative to the prior art. See M.P.E.P. 2144.05 III.

4. Claims 6 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Danek et al. as applied to claim 1 above, and further in view of Kolar et al. (US 5,162,259).

Art Unit: 2823

Chen et al. in view of Danek et al. teach the claimed method, as stated above, but fails to teach cleaning the semiconductor device structure after said depositing said metal silicide, wherein said cleaning includes employing a cleaning agent comprising at least one of chlorine, hydrochloric acid, and hydrofluoric acid.

Kolar et al. in an analogous art teach forming a silicide layer 40 followed by cleaning the semiconductor device structure employing a cleaning agent comprising hydrochloric acid, prior to depositing an interconnect material 38. (Fig.4 and text in col. 21-23)

Therefore, one of the ordinary skill in the art, at the time of the invention was made, would have been motivated to utilize said hydrochloric acid as cleaning agent as taught by Kolar et al., in the method of Chen et al. in view of Danek et al. to clean the surface of said deposited metal silicide and then to deposit said interconnect material, since by doing so it would improve the adhesion between adjacent layers.

5. Claims 11 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Danek et al. as applied to claim 1 above, and further in view of Kim et al. (US 5,821,164).

Chen et al. in view of Danek et al. do not teach *selectively* depositing the interconnect material (TiN).

However, using selective deposition for forming TiN in a contact hole has been widely used in the art, as evidenced by Kim et al. (col. 4, lines 24-27).

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time of the invention was made, to use the selective deposition, as taught by Kim et al., for forming the interconnect material of Chen et al in view of Danek et al., since by this manner it would



Art Unit: 2823

provide a better means for controlling the desired location and thickness of the interconnect material.

6. Claims 15-17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. in view of Danek et al. as applied to claim 1 above, and further in view of Shinriki et al. (US 6,001,729).

Chen et al. teach that causing the chemical reaction comprises reacting a metallic precursor (i.e.  $TiCl_4$  or titanium tetrahalide) with silicon (col. 3, lines 2-19) but is silent as to the silicon source being a silicon compound.

Shinriki et al., however, teach causing a chemical reaction via using metallic precursor (i.e.  $TiCl_4$ ) with a silicon compound (i.e.  $SiH_4$  or silane) (col. 12, lines 37-39) adjacent to a surface of one exposed, doped area 38 of a semiconductor device structure to selectively deposit titanium silicide.

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time of the invention was made, to use the silicon compound, as taught by Shinriki et al., as the silicon source of Chen et al., since by this manner it would satisfactory cause the chemical reaction to form the titanium silicide.

### ***Response to Arguments***

7. Applicant's arguments filed 4/25/2005 have been fully considered but they are not persuasive for the reasons as follows.

Applicant's arguments are on the ground that Chen does teach or suggest that the deposition processes of the titanium silicide and the titanium nitride may be effected insitu. (page 2 of the arguments).



Art Unit: 2823

In response to the arguments, Chen et al. teach selectively depositing the titanium silicide 36 in the contact hole 34 on the silicon substrate 2 by using chemical vapor deposition (CVD) using  $\text{TiCl}_4$  as reaction material (col. 3, lines 19); and subsequently depositing the titanium nitride 38, which is equivalent to the claimed interconnect material, by using the **same** CVD process and using the **same** reaction material  $\text{TiCl}_4$  in nitrogen ambient (col. 3, lines 20-30). The overlying layer, a tungsten layer 40, is also deposited using the **same** CVD process (col. 3, lines 31-32). Therefore, one of the ordinary skill in the art would have readily recognized that Chen et al. do suggest sequentially forming the three layers, i.e. 36, 38 and 40, with the same CVD process in the same reaction chamber (i.e. **in-situ**) since it is quite reasonable to justify the motivation for using same process in-situ, as suggested by Danek et al. (col. 3, lines 23-40). In other word, using the **same** CVD process for sequentially depositing the titanium silicide 36, the interconnect material 38 and the tungsten layer 40 **in-situ** would eliminate the risk of contamination and save processing time (col. 3, lines 23-40, Danek et al.).

Applicant further asserted that “Danek does not teach or suggest that a metal silicide may be formed and an interconnect material deposited *in situ* with the interconnect material being deposited after then metal silicide is formed.” (first paragraph, page 3)

In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). In this case, the teachings of Danek et al. is used to rationalize the advantages of using in-situ approach for chemical vapor deposition. Dan et al. clearly indicate that using in-situ for sequential deposition would “reduce

Art Unit: 2823

the amount of contamination that a wafer is exposed to by decreasing the number of times that the wafer is required to be transferred between different pieces of manufacturing equipment.” (col. 3, lines 24-30).

Applicant further maintained that Chang does not teach or suggest exposing a semiconductor device structure to a nitrogen-ammonia plasma. (last paragraph, page 4 of the arguments)

In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See *In re Keller*, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); *In re Merck & Co.*, 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986). In this case, the teachings of Chang et al. is used to remedy the deficiencies in Chen et al. in view of Danek et al., as stated previously. By combining the teachings of Chang et al., Chen et al. and Danek et al, it would provide a cleaned surface (col. 2, lines 15-28; col. 6, lines 48-61, Chang et al.), which is beneficial to the subsequent selective deposition.

Applicant also argued that Kolar, Kim and Shinriki do not teach or suggest the claimed limitations. In particular, applicant asserted that Kim teaches “a blanket (i.e. nonselective) deposition process” (last paragraph, page 5 of the arguments) being in opposition to the claimed “selectively depositing”, as recited in claims 11 and 24.

In response to the argument, Kim clearly states that “a material among Al, Cu, Ti and TiN is **selectively deposited** on the exposed surface ...” (col. 4, lines 24-25). (Emphasis added). Kim does **not** teach or suggest any blanket deposition in the entire text, as asserted by the applicant. The term “selectively removed” in col. 4, line 28 in Kim does not provide a factual

Art Unit: 2823

evidence of the material being blanket deposited. The material 16 in Kim can be deposited in the contact hole 15 including a **selective** portion of the material overlying a **selective** portion of the dielectric layer 14a (i.e. the material 16 is **not** blanket deposited); and the **selective** portion of the material overlying the **selective** portion of the dielectric layer 14a being selectively removed so that only the portion of the material 16 in the contact hole 15 is remained.

For the reasons above, the rejections , as set forth in the previous Office action, is deemed proper.

### *Conclusion*

8. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-ming Lee whose telephone number is 571-272-1863. The examiner can normally be reached on Tuesday-Thursday (8:00 ~ 6:00).

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Hsien-ming Lee  
Primary Examiner  
Art Unit 2823

June 29, 2005

**HSIEN-MING LEE**  
**PRIMARY EXAMINER**

  
